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Abstract—Electronic ratchets transduce local spatial asymme-
tries into directed currents in the absence of a global drain
bias, by rectifying temporal signals that reside far from thermal
equilibrium. We show that the absence of a drain bias can provide
distinct energy advantages for computation, specifically, reducing
static dissipation in a logic circuit. Since the ratchet functions as a
gate voltage-controlled current source, it also potentially reduces
the dynamic dissipation associated with charging/discharging
capacitors. In addition, the unique charging mechanism elim-
inates timing related constraints on logic inputs, in principle
allowing for adiabatic charging. We calculate the ratchet currents
in classical and quantum limits, and show how a sequence of
ratchets can be cascaded to realize universal Boolean logic.
Index Terms—Electric potential, Laplace equations, power
dissipation, current-voltage characteristics, spatiotemporal phe-
nomena, logic gates
I. INTRODUCTION
The exponential growth in computational processing has
been driven by the scaling of CMOS technology to smaller and
smaller scales. The largest impediment to sustained scaling
is the large thermal budget arising from power dissipation
in logic circuits [1], [2]. Biological systems perform switch-
ing operations quite efficiently, albeit at lower speeds and
targeting very specific applications as opposed to universal
logic. Nonetheless, the principles that many biological systems
utilize are quite instructive - notable among them being the
use of analog encoding of signals, and the employment of
strongly non-equilibrium power sources. Brownian motors use
non-equilibrium noise to create directed motion [3]–[5] to
fuel the motion of motor proteins [6] and drive ion flow in
artificial nanopores [7]. The purpose of this paper is to explore
the distinct energy advantages of extending ratchet principles
to solid-state electronics, specifically the shuttling of charges
without a global drain bias under non-equilibrium conditions
[8]–[10].
We find two distinct advantages of an electronic ratchet
related to its device level energetics. First, the absence of a
drain bias needed to create global directionality reduces the
static dissipation during device operation. In purely current-
controlled logic (e.g. a Binary Decision Diagram or BDD), this
is a distinct advantage. In a conventional CMOS incarnation
however, charging an output capacitor converts this current
source into an effective drain voltage. At this stage, the second
advantage of a ratchet comes in - a voltage-controlled current
source dissipates less energy when charging the capacitor, and
is amenable to adiabatic charging. Conventional schemes for
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Fig. 1. Prototypical geometry of a ratchet consisting of an interdigitated top
gate, which creates the asymmetric time varying potential, and a back gate,
which determines the initial number of carriers in the channel by shifting
the Fermi level. The current driven by the top gate is used to build up
voltage, which can be used to back gate the next cascaded ratchet in the
logic architecture.
adiabatic charging require precise timing information for sig-
nal synchronization; since we wait till each capacitor charges
up adequately, such a timing requirement is not demanded of
our proposed ratchet.
Figure 1 shows a possible implementation of a ratchet based
switch. We have a dual gated device with a top and a back
gate capacitor. The top gate, consisting of interdigitated metal
plates, creates a spatially asymmetric potential - obtained by
solving Laplace’s equation (Fig. 2). An AC signal applied to
these plates creates a clock that raises and lowers the potential
barriers periodically. The ratchet mechanism (described in the
next section) creates a net non-zero DC current averaged over
space and time, and this current progressively builds up a
charge on the back gate capacitor. The back gate capacitor
represents the input gate to the next ratchet in series (not
shown), moving its Fermi energy and turning it on so that
the second ratchet can now start shuttling charges. A suitable
layout of a ratchet array can then realize a NAND, a NOR or
other generic Boolean logic gates.
II. RATCHET PHYSICS: A TOY MODEL
We consider only a specific subset of all possible ratchet
types - ‘flashing ratchets’. Fig. 3 shows the basic operation
of a flashing ratchet and how the particles will accumulate
around a single potential minimum. However in a real device
the particles will be distributed equally to every minima. A
periodic potential with built-in local asymmetry is created
by a sequence of interdigitated electrodes (Fig. 2). When the
barriers are fully raised, the carriers injected into the channel
localize around the potential minima (Fig. 3B). When the
applied AC clock lowers the barriers (Fig. 3C), the carriers
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2Fig. 2. Simulation of the potential profile for a ratchet with 135nm barrier
length using the Laplace tool box in Matlab (PDEtool). The positive electrodes
are 25nm in width whereas the grounded electrodes are 10nm in width to
increase the asymmetry. The a/b separation factor between the electrodes is
3. The lower figure is showing the Laplace potential through the center of the
Si channel.
spread out in both left and right directions, driven by thermal
diffusion in the classical limit and by wave packet evolution in
the quantum limit, driven by the difference in phase velocities
of the individual Fourier components. When the potential
is turned back on again, the carriers drift down to their
nearest valleys (Fig. 3D). Owing to the local asymmetry of the
potential profile, there will be more carriers that have crossed
the top of the barriers into each valley compared to the barrier
sitting further, because the diffusion occurs when the barriers
are down. In other words, there is a progressive space-time
averaged movement of charges unidirectionally even in the
absence of a source-drain bias, driven simply by the non-
equilibrium signal supplied by the clock.
The action of a ratchet can thus be described as a clock-
driven current, that can be used to build an open-circuit voltage
VOC across a capacitor in a logic circuit. As the voltage builds
on the capacitor, it creates a back-flow until the reverse bias
current cancels the ratchet current upon complete charging of
the capacitive load. A large open circuit voltage allows the
ratchet to drive the next stage, but this efficiency needs to be
counter weighed against the corresponding energy dissipated
and the charging delay associated with building the voltage.
A. Approximate quasi-analytical result
Using the diffusion equation [11], near the valley at x0, the
potential profile can be approximated as
U(x) ≈ U(x0) + (x− x0)
2
2
U ′′(x0) (1)
where dash represents a 1-D spatial derivative. The corre-
sponding equilibrium initial carrier distribution becomes
N(x) ∝ exp[−U(x)/kT ]
= n0 exp
[
− (x− x0)
2
2σ20
]
(2)
where σ0 =
√
kT/U ′′(x0) is the standard deviation of Gaus-
sian distribution and U(x0) is set to be zero for convenience.
Fig. 3. Computing mechanism for a bistate quantum ratchet simulated with
135nm barrier length, 1.67GHz AC clock, and ∼ 20kT barrier height using
quantum flow and relaxation. (A): Interdigitated electrodes between two
conductor planes creating the desired asymmetric local potential profile in the
channel. (B): Initial carrier distribution (shaded area) when potential (dashed
line) is “on”. (C): Distributed carriers when potential is “off”.(D): electron
distribution when potential is again turned back on at the heated state. The
red line n− stands for the carriers overcoming the barrier peak on the left
(back-flow), while n+ stands for those on the right (forward-flow). Since
n+ is bigger than n−, a net flow to the right results. (E) Shows the relaxed
stage at the end of each cycle, where we reset the electron distribution (n/n0)
to the initial equilibrium solution.
After one computing cycle (Fig. 3), the net carrier density
difference between two neighboring potential wells is
∆N = n0Slbarr
[
erfc
(
b√
2σ20 + 4Dtoff
)
− erfc
(
a√
2σ20 + 4Dtoff
)]
(3)
where erfc is the complementary error function, and n0 =
Ncexp(−Ef−EckT ) is the initial carrier density in the semi-
conducting channel, Nc is the effective density of states, Ef
is the fermi-level, Ec is the conduction band level, D is the
diffusion constant, S is the channel cross-sectional area, lbarr
is the length of the potential barrier, ton is the duration of
the “on” part of the clock when the barrier is raised, toff is
the “off” time period when the barrier is lowered, a and b
are the asymmetric physical lengths defined in Fig. 3D. This
expression also assumes that the drift time is smaller than ton,
i.e. the barrier is raised long enough for the charges to drift
into the valley, whereupon phonons rapidly relax their energy.
Finally, the net space- and time-averaged current under zero
reverse bias becomes
I0 =
q∆N
ton + toff
(4)
It is clear that the current arises because of the asymmetry
(a > b), driven by the clock frequency related to ton,off .
3Fig. 4. (A) shows a spatio-temporal ratchet potential, with a prominent spatial asymmetry with 4 barriers. (B) shows the contour-plot of this ratchet potential
progressively turned on between 0.02 ns and 0.08 ns and then turned off after 0.8 ns. (C) shows a colormap of the current density over this time (blue is
negative, red is positive, and green is zero). As seen from the figure, the drift segment of the current during the potential up-cycle is actually two-phased,
showing a quick initial drift down the steeper slope (thin, localized dark blue to cyan), followed by a slower drift of a larger number of particles (hence a net
positive current) down the smaller slope shown in spreading red to yellow. The current density plots shown in (D) are the snapshots at time instances marked
by the horizontal dashed lines in (C). During down cycle, the back and forward propagating currents (blue and red, near t = 0.157 ns) are comparable as the
diffusion process is symmetric in space whereas when potential is turning up, near t = 0.032 ns back-flow dominates and at t = 0.067 ns the forward-flow is
more prominent. Thus the net current flow proceeds with a two-phased drift, supplanted gradually by a symmetric diffusion.
B. Simulating a quantum ratchet
The quantum flow of electrons in the ratchet involves
solving the time-dependent one-electron Schro¨dinger equation
i~
∂ψ
∂t
−Hψ = 0 (5)
where H is the time-dependent Hamiltonian matrix describing
the channel. The Hamiltonian is described using the 1-D finite
difference tight-binding formula
Hn,m = [Un + 2t0]δn,m − t0δn,m+1 − t0δn,m−1 (6)
where t0 ≡ ~2/2m∗a2 depends on the grid size a and the
effective mass m∗. To get ballistic non-equilibrium flow in a
drain-driven device, we normally add in self-energy matrices
for injection and removal, coupled with bias-separated contact
Fermi-Dirac distributions [12]. For the ratchet however, flow
is generated simply by the time-dependence in H . To visualize
this short-circuit current, we will simply incorporate periodic
boundary conditions for the shuttling of charges. The initial
state of the particles is obtained from the eigenvectors {α}
and eigenvalues Eα of the matrix [H] at the time instant
t = 0, while the subsequent evolution of the wavefunctions
is obtained using the Crank-Nicholson approximation for its
efficiency and simplicity in computing :
ψt+∆t = [1− iH∆t
2~
]−1[1 +
iH∆t
2~
]ψt (7)
In addition to a local asymmetry and an energy source, the
ratchet needs dissipation to generate a ‘reset’ at the end of
each cycle. A purely ballistic quantum evolution, described
above, does not have an inbuilt mechanism for relaxing the
charges. As a result, our simulations show that the process of
continuously pumping energy into the ratchet from an AC field
causes the carriers to heat up and eventually fly off the barriers.
We thus need a way to remove the excess energy at the
end of each AC cycle. Coupling the electrons with substrate
phonons would remove that energy. Rather than modeling this
complex behavior, we capture this relaxation using a ‘one-
shot’ procedure, where at the end of each clock cycle, we reset
the electron distribution to the initial equilibrium solution. The
energy difference between the equilibrium eigenvalue and that
reached at the end of the AC cycle is the dissipation that we
can then keep track of.
The time-dependent potential Un ≡ U(xn) samples the
asymmetric barrier shape, which we choose as U(x) = x2(1−
x7). Periodic boundary conditions are invoked by setting
H1,N = HN,1 = −t0, while open boundary conditions require
self-energy matrices with Σ1(1, 1) = Σ2(N,N) = −t0eika.
While periodic boundary conditions suffice to see the shuttling
of charges, and in addition provide analytical simplicity for a
closed circuit, there is a danger of tails of the wavefunction
escaping a drain and re-injected from the source towards
a valley and self-interfering, an issue that open boundary
conditions do not run into. This becomes a bigger issue if
we let the charges build up at the end for an open circuit,
whereupon the periodic boundary conditions cannot even be
justified. Consequently, we will use open boundary conditions
for the latter half of the paper (see section III-E).
C. Simulating a classical ratchet
Classically we keep track of the charges rather than wave-
functions, and evolve them by the Newtonian drift-diffusion
equation
∂N
∂t
= −∂(µξN)
∂x
+D
∂2N
∂x2
(8)
4Fig. 5. (A) above shows how the asymmetric ratchet potential changes with
time and space. (B) shows how the particles are evenly distributed (localized)
in bins when the potential is raised and how they move to the right with
the oscillating top gate (the blue area in between localized bins shows the
pathway of particles moving right). (C-E) show the total, drift, and diffusion
current densities. One can see that drift current opposes the diffusion current
at all the times, but their magnitudes are different thus resulting in a net flow
to the right. As discussed in the previous sections, the second phase of the
two-part drift current shown in yellow moves the particles to right, then the
diffusion current spreads the particles evenly right and left.
where N = N(x, t) is the carrier distribution, ξ = ξ(x, t)
is the electric field, µ is the carrier mobility, and D is the
diffusion constant. The triangular potential affects the carriers
through the electric field given by the equation:
ξ = −dU
dx
(9)
where U is the spatially-varying potential profile across the
ratchet. The current can be calculated from N as
J = qvN + qD
∂N
∂x
(10)
where v = µξ and q is the electric charge. Fig. 4A and B
shows how the potential is varied with space and time. Part C
demonstrates how the total current density is generated by the
movement of electrons and has a net positive current flow to
the right. The Gaussian distributed particles initially localize
in the second well (L ≈ 6µm) and start to diffuse both sides
at t = 0.003 ns equally. As the potential starts to turn on
between 0.02 ns and 0.08 ns, a small amount of particles (due
to asymmetry of potential) quickly drift down the steeper slope
(thin dark blue to cyan) followed by a slower, positive drift
movement of a larger group of particles (red/orange to yellow)
resulting in a net positive forward-flow. At t = 0.157 ns, the
potential is lowered down and the diffusion starts, helping the
two-phase drift current. As shown in the current figures of
Fig. 5E, the net flow of particles is caused mostly by the drift
current (Fig. 5C), not by the diffusive current which is almost
symmetrical in both directions (Fig. 5D).
The boundary condition at the contacts is set to describe
carrier recombination in the relaxation time approximation
dN
dt
∣∣∣∣
end
= −Nend
τ
(11)
where τ is the time it takes for the electrons to transfer from
the semiconductor to the capacitor. In these simulations, we
use copper as the capacitive material for the back gate of the
next ratchet (See Table I) [13]. This boundary condition occurs
because of the interface between the ratchet channel and
TABLE I
SIMULATION PARAMETERS FOR DRIFT-DIFFUSION
REFER TO TABLE II FOR CIRCUIT PARAMETERS
Barrier Length (L) 3 µm
Asymmetry (a - b) 2.25 µ− 0.75 µm
Channel Thickness (t) 20 nm
Channel Width (W ) 6 µm
Oxide Thickness (tox) 5 nm
Top Gate AC Clock 0.39V @ 6 GHz
Diffusion Constant (D) 3.62× 10−3 m2s−1
Si Eff. Den. of States (Nc) 3.23× 1025 m−3
η = (
Ec−Ef
kT
) 3
Max. Ratchet Barrier Height (in kT/q) 15
Capacitor Escape Rate (for Cu) (τ ) 1.786× 10−14 s
contact, and it usually limits the amount of charge which can
flow in and out of the capacitor. However, in our simulations,
the charge extraction rate for copper was fast enough to allow
all charge carriers to (dis)charge the capacitor. Therefore, the
contact interface did not limit the current flow between the
capacitor and the ratchet.
In order to capture the charging process of the load ca-
pacitor, the number of charges accumulating on the capacitor
was calculated as Q = JendS∆t, where Jend represents the
current density crossing the boundary at the end of each time
step, S is the channel cross sectional area, and ∆t is the
simulation time step. Using this we can calculate the voltage
increase as V = Q/C, where C is the load capacitance.
We then superimpose a backward voltage varying linearly
from 0 to V across the ratchet (ideally, by solving Poisson’s
equation, but simplified in our treatment here), and add it to
the sawtooth potential to give a tilted asymmetric potential.
We then recalculate the electric field and reiterate eqn. 8 until
the capacitor is charged under open bias and the net space-
time-averaged current vanishes (shown in Fig. 6). Note that
there is still dynamic current flow and associated dissipation.
D. Calculating the Open Circuit Voltage
Charging of the load capacitor increases the voltage on one
side of the ratchet, resulting in a tilted potential growing with
time across the device. The resulting reverse current partially
cancels out the directional current from the ratchet. Eventually,
the capacitor reaches a critical voltage, called the open circuit
voltage (VOC) when the reverse current equals the current
generated by the ratchet, averaged over space and time. It
is therefore important to extract the open circuit voltage to
understand the drivability of the ratchet device for logic.
Let us assume that the time dependent current through the
ratchet in one operation cycle can be given by I(t). Therefore,
the current generated by the ratchet after one clock cycle is
I0 =
1
ton
∫ ton+toff
toff
I(t)dt
=
Q
ton
(12)
where Q is the total charge placed on the load capacitor.
The voltage generated on the load capacitor after one cycle
5Fig. 6. (A)Drift-diffusion simulation of the electronic ratchet showing the charging of a load capacitor. After 11 clock cycles the particles are distributed
equally among all the barriers and there is a net forward-flow of current to the right. The two-phase drift current is less prominent as the VOC is built-up,
but still exists as seen in the (B-E) (Darker red colors start changing to orange/yellow colors as the VOC increases). As the particles reach the right side (L
= 6µm), they get ejected by the system and charge a localized back gate capacitor to a VOC of ≈ 145mV .
is V0 = Q/C. This, in turn, creates a reverse current of
Irev,0 = V0/R, where R is the resistance of the ratchet
channel (in general, a nonlinear resistance which must be
calculated self-consistently). If we assume that the space-time
averaged current pumped by the ratchet remains constant, the
total current generated by the ratchet during the next cycle
given by
I1 =
Q
ton
− Irev,0 (13)
This way, the voltage on the capacitor after N cycles is
VN =
1
C
IN ton + VN−1
=
1
C
[
Q
ton
− VN−1
R
]
ton + VN−1
=
Q
C
+ (1− ton
RC
)VN−1
=
Q
C
1− (1− tonRC )Nton
RC
 (14)
Therefore, the open circuit voltage can be defined as
VOC ≡ lim
N→∞
VN =
Q
ton
R
=
lbarr
qn0µS
· 1
ton
∫ ton+toff
toff
I(t)dt (15)
It is important to note that the output voltage is only indirectly
dependent on the input voltage. The input voltage from the
back gate increases the number of carriers in the channel, and
thus the magnitude of VOC . However, since the top gate is
always oscillating, it does not influence the input that tries to
determine the output. The input is decoupled from the charging
process of the output which means that the ratchet back gate is
adiabatically charged without placing any timing constraints
on the input.
If we now apply Eqn. (15) to (4), we get the following VOC
for the Gaussian distribution
VOC =
l2barr
2µ(ton + toff )
[
erfc
(
b√
2σ0 + 4Dtoff
)
− erfc
(
a√
2σ0 + 4Dtoff
)]
(16)
For the simulations, we use the parameters listed in Table
I. The parameters are conventional material properties of
silicon for the channel and silicon dioxide for the oxide [11].
Furthermore, we derive device parameters such as back gate
capacitance from the dimensions and structures shown in Fig.
1.
In figure 6, we show the charging of the load capacitor.
According to the drift-diffusion simulations, the open circuit
voltage saturates to ≈ 145mV , which is in a relatively good
agreement with the analytic value of ≈ 125mV derived by
using the parameters from Table I in eqn. (16). From 3D figure
showing different time cycles in Fig. 6A, we can see that as
the forward-flow of electrons decreases with time and VOC
builds up. In the Fig. 6B at t ≈ 0.05ns and x ≈ 5µm, there is
net positive current shown in yellow, but as the VOC built, this
positive current gets lets prominent and disappears as shown
in Fig. 6E. The space-time averaged net-current becomes zero.
III. LOGIC WITH RATCHETS
A. Static power in CMOS vs. Ratchet
Static power dissipation in CMOS circuits is caused by a
direct current from the power source (Vdd) to ground (See Fig.
6Fig. 7. Conventional vs. Adiabatic Charging (A) CMOS circuits are
conventionally charged using a DC voltage source. (B) By using a low
frequency AC voltage source, the capacitor can be charged while dissipating
less energy [15].
7A). In an ideal CMOS circuit, there is no static dissipation
because its complementary nature ensures that for each turned
on PMOS, there exists a turned off NMOS blocking a direct
path to ground, or vice versa. However, in real circuits, MOS-
FETs are not completely turned off and there exist leakage
currents which traverse from Vdd to ground–creating static
power dissipation. In modern CMOS circuits, leakage power
is a significant problem which usually accounts for a large
portion of all power dissipation [14].
The electronic ratchet, on the other hand, can avoid this
issue altogether. Rather than using a DC power source to
generate a current, the ratchet uses a time varying asymmetric
potential to create a net current. Therefore, the ratchet can
drive current without a source to drain bias. Since there are
no DC power sources, the ratchet can, in principle, be used to
design circuits with no static dissipation.
B. Dynamic power in CMOS vs. Ratchet
In CMOS logic circuits, dynamic power dissipation results
from the charging and discharging of load capacitors. Take
the inverter in Fig. 7A for example. When the inverter has
an input of ’0’, the load capacitor is charged to Q = CVdd.
Therefore, the energy dissipated is given by:
Ediss = Esource − Ecap
=
∫ Q
0
Vdd dQ−
∫ Q
0
V dQ
= CV 2dd − C
∫ Vdd
0
V dV
=
1
2
CV 2dd (17)
This energy is dissipated in the form of heat due to the
effective resistance of system. The dissipated power is given by
the equation P = 12CV
2
ddf , where f is the operating frequency
TABLE II
PARAMETERS FOR CIRCUIT SIMULATIONS
REFER TO TABLE I FOR DEVICE DIMENSIONS
Freq. of Top Gate (ω) 6× 109 s−1
Top Gate Capacitance (C1) 9.07× 10−13 F
Back Gate Capacitance (C2) 4.24× 10−13 F
Inductance (L) 7.76× 10−10 H
Channel Resistance (R) 1.39× 103 Ω
Fig. 8. Structure of a single ratchet and its circuit representation, showing
the input and output ports of the ratchet modeled a voltage-controlled current
source.
of the CMOS circuit. An alternative method of charging which
reduces the dynamic dissipation is using a voltage-controlled
current source like the electronic ratchet. It will be shown in
Section III-C that a load capacitor charged through a voltage-
controlled current source is:
Eratchet =
1
2
CV 2OC
(
R
R+ VOC/Im
)
(18)
where Im is the maximum current through the ratchet when
the load capacitor is uncharged (i.e., the short-circuit current),
VOC is the final open circuit voltage across the ratchet, and R
is the external interconnect resistance. While VOC effectively
plays the role of a drain bias that develops across the ratchet,
with a magnitude that is set by the desired ON-OFF ratio, the
added term in the denominator helps shave off some of the
dynamic power dissipation.
Another way to further reduce this dissipated energy is a
method known as adiabatic charging [16]. Fig. 7B shows an
example of an adiabatic CMOS circuit, where the DC power
source has been replaced by an oscillating signal, known as
a clock. Now let’s assume that the input is ’0’ as the clock
begins to ramp up. If it takes t = ∆T for the load capacitor to
charge to Vdd, then the energy dissipated during the charging
process can be given as:
Ediss = ηP∆T
= ηI2R∆T
= η
(
CVdd
∆T
)2
R∆T, (19)
where η is a factor which is dependent on the shape of the
waveform of the clock [17]. Notice that by increasing ∆T ,
we can reduce the dissipated energy indefinitely. However,
one of the drawbacks of adiabatic CMOS is that it requires
timing information for the inputs in order to maintain adiabatic
operation. For example, it is important that we turn on the
transistor when the clock is ramping up. If we had instead
turned on the transistor when the clock was at its maximum
voltage, then there would have been a large voltage drop across
the effective resistance of the circuit, leading to non-adiabatic
dissipation.
In the electronic ratchet, the time-varying asymmetric poten-
tial acts as the clock in an analogous fashion as the adiabatic
CMOS. However, as we showed in Section II, the input of the
ratchet is decoupled from the charging process of the output.
This allows us to take advantage of the adiabatic charging
without imposing timing constraints on the inputs. In Fig. 8,
7Fig. 9. An equivalent circuit of the charging behavior of the ratchet. The
ratchet acts as a voltage-controlled current source, where current is a function
of the voltage on the capacitor. The current is at a maximum, Im, initially
when the capacitor is uncharged. As the voltage builds up, the reverse current
decreases the net current, until the capacitor reaches the open circuit voltage,
VOC when there is a zero net current.
a circuit symbol of electronic ratchet is presented showing the
input and output ports.
C. Capacitive Charging using a Current Source
Consider a simple circuit model in which an electronic
ratchet charges a capacitor, as shown in Fig. 9. The I-V
characteristic of the electronic ratchet is also shown. We can
write the Kirchoff’s equations as follows to describe this
circuit
I =
V − Vc
R
(20)
I = − Im
VOC
V + Im (21)
I = C
dVc
dt
(22)
where I is the current, V is the voltage of the node between
the electronic ratchet and the resistor and Vc is the voltage on
the capacitor.
From the equations (21-22), the voltage on the capacitor,
Vc, and current, I can be solved as
Vc = VOC(1− e−t/R′C)
I =
VOC
R′
e−t/R
′C (23)
in which R′ = R+ VOC/Im
Therefore, the energy charged into the capacitor is
Ecap =
∫ VOC
0
CVcdVc =
1
2
CV 2OC (24)
and the dissipated energy on the resistor is
ER =
∫ ∞
0
I2Rdt
=
∫ ∞
0
(
VOC
R′
)2e−2t/R
′CRdt
=
CV 2OC
2
R
R′
=
CV 2OC
2
R
R+ VOCIm
(25)
From this equation, we make the following observations.
In a ratchet, the load capacitor is charged to VOC rather
than Vdd. Therefore, the ratchet energetics are comparable
to CMOS circuits with extremely low drain-source voltages.
Fig. 10. Circuit model for the ratchet. An adiabatic clock is modeled using
an inductor L and the top gate capacitor C1. A (virtual) diode is used to
capture the unidirectional current (ratchet) which drives charging of the load
capacitor C2.
Furthermore, the ratchet introduces an extra resistance term,
VOC/Im which decreases the energy dissipation further. For
our simulations (see Section 3), the channel resistance was
1.39 kΩ compared to the extra resistance term of 2.70 kΩ.
Therefore, the unique charging method of the ratchet makes it
intrinsically less dissipative than conventional CMOS logic.
D. Adiabatic Charging
We will now develop a more accurate circuit model for the
ratchet (Fig. 10) to describe its energetics during adiabatic
charging. An LC circuit is used to represent the oscillating
clock for the top gate. This clock charges up the top gate
capacitor, which represents the charging or discharging of the
asymmetric ratchet potential. Because the circuit is operating
at the natural frequency, we are able to adiabatically transport
electrons in the channel, thus reducing the energy dissipation
of the circuit.
The asymmetry of the ratchet potential provides direction-
ality to the electrons and gives a net positive current. This
asymmetry is captured by a (virtual) Schottky diode, which
allows current to flow easily in one direction while acting as
a rectifier in the opposite direction. The diode parameters are
selected by calibrating with the drift-diffusion simulation. The
barrier height is selected as 15kT/q as in the simulations and
the I0 is selected as 1x10−15A to match the results. The diode
also acts as the voltage-controlled current source described in
Fig. 9. This current is used to charge the load capacitor, which
acts as the back gate capacitor of the next ratchet in a cascaded
logic architecture (Fig. 12).
The charging process can be seen in the following analysis.
We treat the diode as a short-circuited element when there is
a positive current running through it, and as an open-circuit
when the current is negative . During the time when the diode
is short circuited, we have the following Kirchoff’s equations
L
di1
dt
− Q1
C1
= 0 (26)
Q1
C1
−Ri2 − Q2
C2
= 0 (27)
where i1 and i2 are the currents in the two separate loop
circuits. For eqn. (26), we assume that the charge on the top
gate capacitor, C1, is exclusively determined by the current
generated by the inductor. This is a valid assumption if the top
gate capacitance is much larger than the back gate capacitance
(see Table II), thus acting as an ‘energy tank’ [18].
8Fig. 11. Energy dissipated as a function of ωL for a fixed input energy on
the inductor. The energy dissipated is calculated by taking the integral of the
dissipated power I2R at t = ∞. The energy goes to zero in the adiabatic
limit.
We first solve eqn. (26), and apply the boundary condition
dQ1/dt|t=0 = −I0
d2Q1
dt2
− Q1
LC1
= 0
Q1(t) = − I0
ωL
sinωLt (28)
where ωL = 1/
√
LC1. Next, we substitute (28) into (27) to
get:
dQ2
dt
+
Q2
RC2
= − I0
ωLRC1
sinωLt (29)
Let ω1 = 1/RC1 and ω2 = 1/RC2. Therefore, equation (29)
has the solution (with boundary condition Q2(0) = 0) :
Q2(t) = − I0ω1
ω2L + ω
2
2
exp(−ω2t)
− I0ω1
ωL(ω2L + ω
2
2)
(ω2 sinωLt− ωL cosωLt) (30)
Therefore, the back gate charging current is
I(t) =
I0ω1ω2
ω2L + ω
2
2
exp(−ω2t)
− I0ω1
(ω2L + ω
2
2)
(ωL sinωLt+ ω2 cosωLt) (31)
Equation (31) is only valid during times when I(t) ≥ 0. This
condition requires that:
cosωLt
(
ωL
ω2
)
sinωLt ≤ exp (−ω2t) (32)
Fig. 12. Logic circuits are built by cascading ratchet gates together. The
first ratchet builds up an open circuit voltage which is then used to charge or
discharge the back gate of the next ratchet.
Fig. 13. Ratchet inverter computing mechanism. (A - Case 1) Vin is low and
moves Fermi level down shown in (B), p-ratchet will have a higher current
than n-ratchet so the output will charge the next capacitor Cbg until the
capacitor voltage reaches −VOC (low). Vin is high the output will discharge
next capacitor Cbg from VOC (high) to zero (A - Case 2).
Equation 32 suggests that there are periods when the back gate
capacitor stops charging. During these periods, the charge is
maintained on the back gate capacitor, as we will see later in
our numerical simulations.
Let us now look at the adiabatic limit for the energy
dissipation, by taking ωL → 0. However, we must make sure
that the initial energy on the inductor is unaffected by this
limit. Since ωL = 1/
√
LC1, L increases quadratically as we
decrease ωL. Now, the initial energy on the inductor is given
by Eind = 12LI
2
0 ∝ (I0/ωL)2. Therefore, we must decrease
ωL in such a way that I0/ωL remains constant. It is easy to
see that the second and third terms in equation (31) go to zero
as ωL → 0. The first term also goes to zero if we re-write the
equation as:
lim
ωL→0
I(t) =
I0ω1ω2
ωL(ω2L + ω
2
2)
ωL exp(−ω2t) = 0 (33)
With I → 0, the dissipated energy through the resistor,
Ediss = I
2R also goes to zero. This implies that the total
energy dissipated can be reduced by arbitrarily lowering the
clock frequency, as predicted by the adiabatic limit (Fig. 11).
E. Ratchet-Based Gates
The open circuit voltage generated across a ratchet can be
used to move the Fermi energy across another ratchet, i.e., to
9Fig. 14. (A) Ratchet NAND gate and (B) NOR gate with the extra balance
capacitors. Balance capacitors helps the models to have stable transient
current, thus eliminating the metastability during the transitions.
electrostatically ‘dope’ it (Fig. 12). Electronic ratchets can be
doped to either n-type or p-type, as shown in the Fig. 13B, by
charging the back gate capacitor. CMOS-like combinations of
an n-ratchet and a p-ratchet can further create universal ratchet
based logic gates like INV, NAND, and NOR. In theory,
electronic ratchets are capable of realizing any Boolean logic
operation based on these three gates. For example, a ratchet
inverter can be realized with an n-type and p-type ratchet, as
shown in Fig. 13A. As seen in the figure, the magnitudes of
IA and IB (currents from the p-type and n-type ratchets) can
be manipulated through the back gate, which adjusts the Fermi
level in the channel (Fig. 13B). Furthermore, the output VOC
is used to drive the back gate of the next ratchet in the circuit
(shown as VOC in Fig. 13C). The sign of the current difference
between IA and IB determines the charging or discharging
of the next ratchet’s back gate capacitor. When the input is
high, the Fermi-level of the n-type devices gets shifted into
the conduction band, allowing a large number of electrons to
conduct and generate a high magnitude current (IB). In the
p-type ratchet, high input bias shifts the EF away from the
conduction band, thus lowering the current (IA). When IB is
larger than IA, the output of the inverter will start to discharge
the next logic element’s back gate capacitor.
In an analogous process, ratchet-based NAND gates and
NOR gates can be created with two p-type and two n-type
ratchets, with an extra balance capacitor between ratchets in
pull-down network of NAND or pull-up network of NOR,
to balance the current (as shown in the Fig. 14). The balance
capacitor helps the model to have a stable transient current, so
that gates do not have meta-stable states between transitions.
In order to further capture the cascading behavior of the
ratchet in our circuit model, we have modified the Schottky
diode in our circuit to be a three terminal device, i.e., a voltage
controlled rectifier. The third terminal is dependent on the open
circuit voltage built across the previous ratchet. This voltage
adjusts the turn-on voltage for the device, thus mimicking the
on and off states of a ratchet based on the back gate voltage.
In Fig. 12, we show how the voltage across the second ratchet
diode is created by the open circuit voltage from the first
ratchet.
We simulated the circuit in Fig. 10 using Virtuoso Spectre.
Fig. 15. Circuit simulation using the circuit diagram in Fig. 10 results
showing: The voltage being stored on the back gate capacitor compared with
the drift-diffusion simulations. For the values of the circuit elements, we used
the parameters listed on Table II and for the Schottky parameters, we used
barrier height of 15kT and I0 of 1E-15A. Both of the results converge close
to ≈ 145mV and ≈ 160mV , slightly over shooting the expected result of
≈ 125mV . The difference between the curves is our circuit model does not
capture the back-flow of the electrons as open-circuit builds-up, so it slightly
over shoots the actual voltage built-up.
For the values of the circuit elements, we used the parameters
listed on Table II. In order to adjust the clock frequency, we
changed the inductance and also the initial current so that the
energy stored on the inductor remains constant through all
clocking frequencies. We show the charging of the back gate
capacitor to the open circuit voltage in Fig. 15. As predicted
from eqn. (32), the clock charges the back gate only during
the times when the the current is positive (potential is up) and
discharges when the current is negative (potential is down).
We observe a qualitatively matching VOC built-up between
the circuit simulations and the drift-diffusion simulations,
although the circuit model can not capture the back-flow of
particles when the potential is down. The VOC estimated is
slightly higher than the calculated value given the simplicity
of circuit model and the ideal diode missing the back-flow
shown in Fig. 6A.
Fig. 11 shows the energy dissipated in the resistor as a
function of the top gate oscillation frequency. We can see
that the energy continues to decrease as we scale down the
oscillation frequency as predicted by our adiabatic limit. For
high frequencies (ωL  ω2), we begin to recover eqn. (25) of
the conventional charging mechanism.
IV. LIMITATIONS AND CHALLENGES
We saw how electronic ratchets can be used to perform logic
operations in principle at low energy costs, and how energy
dissipation can be further reduced by the adiabatic charging
process in the absence of timing constraints. However, there
are a few critical effects that can still limit the overall
performance of the proposed ratchet. Innovative material and
device engineering maybe able to circumvent these limitations.
In Section IV, we demonstrated that the energy dissipated
by the ratchet can be arbitrarily reduced by turning down
the clocking frequency; however there is a lower limit to the
frequency in order to have the ratchet operational. It is worth
remembering that the ratchet is ultimately a non-equilibrium
device. If we allow the electrons to continuously diffuse by
lowering the asymmetric saw-tooth potential too long, we will
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reach a near homogeneous distribution for which the drift
current component upon raising the barriers will be much
smaller. This can be seen in eqn. 10: as we increase toff ,
both error function terms become small, and their difference
decreases. Since electrons move at high speeds through a
small-channel high-mobility material, this requires a minimum
frequency fast enough before the electron distribution becomes
homogenized. In other words, we have to maintain a balance
between the mobility of the channel material and the clocking
frequency in order to get optimal performance from the ratchet.
As we scale ratchets towards nano-scale dimensions, we
invariably reduce the distance between barriers. The clocking
frequencies must be increased significantly to maintain the
ratchet operational at small dimensions. For a nanometer-
sized device, our calculations and simulations predict that the
frequencies must be in the Terahertz range in order to generate
enough current to drive the next gate. This can be bypassed
by slowing down the electrons using a multi-phased clock. A
peristaltic ratchet uses multiple clocks with different spatial
and temporal phases to achieve directionality. Initially, the
electrons are localized by the top gate clock and when the
barrier is lowered, they start to diffuse through the channel. At
this point, a second clock raises another set of barriers, slightly
offset spatially, that begin to localize the electrons once again.
Because of the spatial offset and temporal phases, the electrons
have a net directionality at lower clock frequencies.
Aside from the issue of compatibility between intrinsic and
imposed frequencies, there is also a design issue that ratchets
need to overcome. While the creation of a clock-driven current
source in the absence of a drain bias seems like a distinct net
positive, by transducing that current into a capacitive voltage
(influenced by a design that is ultimately CMOS-centric), we
eventually tend to neutralize that advantage. As the ratchet
system pumps electrons into the load capacitor, it builds up an
open circuit voltage over time. This built-up voltage, however,
acts as an effective drain bias which reintroduces the static
dissipation into the logic circuit. Therefore, an alternative
method of implementing logic circuits should be devised to
mitigate this issue. It might be possible to create a current-
based logic system which would eschew the static dissipation,
at least for several intermediate logic stages. For now, we
present this simple method as a demonstration of ratchet logic
design, but ref. [19] shows that power efficient computation
with limited number of electrons can be achieved in a ratchet-
like geometry through the use of purely current driven Binary
Decision Design (BDD) Circuits.
V. CONCLUSIONS
Biological systems are rife with examples where ratchet-
like mechanisms are purported to shuttle elements (typically
motor proteins) in the absence of global potentials, powered
by non-equilibrium signals such as the hydrolysis of ATP
over a finite noise frequency range [20]. The purpose of this
paper was four-fold: (a) to extend this concept to a solid-
state device, using a clock and a series of potentials created
by interdigitated electrodes; (b) to show how such a ratchet
device can be cascaded to create universal Boolean logic; (c)
to explain the possible energy-saving advantages raising from
the reduced dynamic and static dissipation; and (d) finally, to
outline limitations exposed by the simulations of our studied
device geometries, namely, the importance of switching in
future to current-driven (as opposed to voltage-driven) logic,
and the need to achieve a temporal matching or resonance
between driving and driven frequencies.
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